Serge Raoul Dzonde Naoussi, Charles Hubert Kom and Jean-Philippe Blonde. Power Systems Control Implementation Based on Two Dedicated FPGA Development Boards Using a Hard/soft Communication Interface.
. 2017; 5(3):85-93. doi: 10.12691/AJEEE-5-3-3
FPGA, communication interface, design methodology, power systems control
This work is licensed under a Creative Commons Attribution 4.0 International License. To view a copy of this license, visit
[1] | Cardenas, A., Agbossou, K., and Henao, N., Development of Power Interface With FPGA-Based Adaptive Control for PEM-FC System, IEEE Transactions On Energy Conversion, Vol. 30, No. 1, March 2015. |
|
[2] | Myaing, A., and Dinavahi, V., FPGA-Based Real-Time Emulation of Power Electronic Systems With Detailed Representation of Device Characteristics, IEEE Transactions On Industrial Electronics, Vol. 58, No. 1, January 2011. |
|
[3] | Dzondé Naoussi, S. R., Kom, C-H., Berviller, H., Blondé, J-P., Flieller, D., Kom, M., and Braun, F., Neural Harmonic Detection approaches for FPGA Area efficient Implementation, European Physical Journal – Applied Physics, 56, 30901 (2011). |
|
[4] | Nguyen, N. K., Flieller, D., Wira, P., Ould Abdeslam, D., Neural networks for phase and symmetrical components estimation in power systems, 35th Annual Conference of the IEEE Industrial Electronics Society (IECON09), Porto, Portugal, November 3-5, 2009, CD-ROM. |
|
[5] | Ekström R., and Leijon M., FPGA Control Implementation of a Grid-Connected Current-Controlled Voltage-Source Inverter, Journal of Control Science and Engineering, Vol. 2013 (2013), Article ID 713293, 10 pages |
|
[6] | Monmasson, E., Chapuis, Y.A., « Contribution of FPGA to the Control of Electrical Systems, a Review», IEEE Industrial Electronics Society Newsletter, p.8-15, March-June 2003 |
|
[7] | Melo L., Santana S., Silva-Filho A., Lima M., Medeiros V., and Marinho M., An inter-FPGA communication bus with error detection and dynamic clock phase adjustment, Journal of the Brazilian Computer Society, (2015) 21:12 |
|
[8] | Wu A., Jin X., Du X., Guo S., A Flexible FPGA-to-FPGA Communication System, ICACT Transactions on Advanced Communications Technology (TACT) Vol. 5, Issue 3, (2016), 836-843 |
|
[9] | Zhang D., Pan Y., and Hu X., Design of High-Speed Parallel Data Interface Based on arm & fpga, Journal of computers, vol. 7, no. 3, (2012), 804-809 |
|
[10] | Camposano, R., MacMillen, D., «Design Technology for Systems-on-Chip», proceeding of 11th International Conference, on Very Large Scale Integration of Systems-on-Chip (VLSI’01), Kluwer Academic Publisher, May 3-5, 2001. |
|
[11] | Stratix 10 Advance Information Brief, 2016. Available on line at: www.altera.com. |
|
[12] | Riesgo, T., Torroja, Y. and Dela Torre, E., “Design Methodologies Based on Hardware Description Languages”, IEEE Transactions on Industrial Electronics, Vol. 46, (1999), 3-12. |
|
[13] | Dutrieux, L., Demigny, D., «Logique Programmable - Architecture des FPGA et CPLD - Méthodes de Conception – Le Langage VHDL », Edition Eyrolles, p.157, 1997 |
|
[14] | Mohsen, E., Reducing System Power and Cost with Artix-7 FPGAs, WP423 (v2.4) September 27, 2016: Available on line at www.xilinx.com. |
|
[15] | Kebbati, Y., Girerd, C., Chapuis, Y.A, and Braun, F., “Advances in FPGA/ASIC digital integration solutions for vector control of motor drive” The International Power Electronics and Converter conference (IEEE IPEC'2000), Tokyo, Japan, (2000), 1177-1182. |
|