An Approach for Fast BCD Addition

Parag K. Lala^1,

¹Department of Electrical Engineering, Texas A&M University-Texarkana, Texarkana, USA

Cite this paper

Parag K. Lala. An Approach for Fast BCD Addition. American Journal of Electrical and Electronic Engineering. 2015; 3(1):13-16. doi: 10.12691/AJEEE-3-1-3

Abstract

This paper presents a technique for fast addition of multi-digit BCD numbers. The addition of all columns can be performed simultaneously, and the carry values are utilized only in the final stage of the addition. Thus the traditional carry propagation process is drastically reduced, hence speeding up the addition process. The addition technique is used in the summation of partial products generated during a new multiplication approach proposed in the paper resulting in a faster multiplication.

Keywords

2’s complement binary number, overflow, multi-digit BCD addition, partial product

Copyright

This work is licensed under a Creative Commons Attribution 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/

References

[1]	P. K. Lala, Principles of Modern Digital Design, John Wiley & Sons, 2007.
[2]	M.F. Cowlishaw, “Decimal floating-point: algorism for computers”,. Proc. 16th IEEE Symposium on Computer Arithmetic, pp. 104-111, June 2003.
[3]	W.Buchholz., “Fingers or Fists? (The Choice of Decimal or Binary Representation)”, Communications of the ACM, 2 (12), pp. 3-11, December 1959.
[4]	T.B. Juang, H.H. Peng, H.L. Kuo, “Parallel and digit-serial implementations of area-efficient 3-operand decimal adders”, International Journal of Soft Computing and Engineering (IJSCE), vol. 3, issue 5, pp. 177-182, November 2013.
[5]	C.Sundaresan, C.V.S. Chaitanya, P.R. Venkateswaran, S.Bhatt and J. Mohan Kumar, “High speed BCD adder”, Proc. 2011 2nd International Congress on Computer Applications and Computer Science, Advances in Intelligent and Soft Computing. Vol. 145, pp. 113-116, 2012.
[6]	A. Bayrakci and A. Akkas, “Reduced delay BCD adder”, Proc.. IEEE 18th Int. Conf. on Application-specific Systems, Architectures and Processors, (ASAP), pp. 266-271, July 2007.
[7]	A. Vazquez and E. Antelo, "A high-performance significant BCD adder with IEEE 754-2008 decimal rounding," Proc. 19th IEEE Symposium on Computer Arithmetic (ARITH-19), pp. 135-144, 2009.